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Abstract—Recording reliably extracellular neural activities is
an essential prerequisite for the development of bioelectronics
and neuroprosthetic applications. Recently, a fully differential,
2-stage, integrating pre-amplifier was proposed for amplifying
and then digitising neural signals. The amplifier featured a finely
tuneable offset that was used as a variable threshold detector.
Given that the amplifier is integrating, the DC operating point
keeps changing during integration, rendering traditional analysis
(AC/DC) unsuitable. In this work, we analyse the operation of
this circuit and propose alternative definitions for validating the
necessary key performance metrics, including: gain, bandwidth,
offset tuning range and offset sensitivity with respect to the
memory states of the employed memristors. The amplification
process is analysed largely through investigating the transient
behaviour during the integration phase. This benchmarking
approach is finally leveraged for providing useful insights and
design trade-offs of the memristor-based integrating amplifier.
Index Terms—neural spike detection, threshold detection, hy-
brid CMOS/memristor circuit, integrating amplifier, high sensi-
tivity
I. INTRODUCTION
RECORDING neural signals using implantable microsys-tems is essential to the development of diagnostic and
therapeutic solutions [1], Brain Machine Interfaces (BMIs)
[2] and neuroscience research [3]. The implantable device
typically contains electrodes as well as front-end and back-end
module, where raw neural signals collected from electrodes
will be fed into the other two modules for further processing
[4]. After processing, analogue neuronal trains [5] or digital
format [6] will be transmitted to external devices wirelessly.
With digital output, a neural spike (Action Potential, AP)
detection algorithm which comprises threshold detection and
digitisation can be applied in back-end stage typically [7]. For
an implantable device, this is required to have low power/heat
dissipation (< 80mW/cm2) in order to avoid damaging
surrounding tissue [8]. The low power dissipation contributes
to high integration density. Furthermore, both dc offset [9] and
minute extracellular neural activity signals (in the order of 10s-
100s of µV ) picked up by electrodes will be fed into front-
end devices for amplification and filtering [10]. In summary,
the implantable front-end module needs to have low-power
dissipation, low-noise and also to reject dc offset and other
noise interference.
To achieve low power consumption, a number of multi-
channel neural recording architectures has been proposed [11]
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[12] [13]. It is clear that the energy consumed in the analogue
multiplexer before ADC can be reduced to improve power
efficiency. From the system level point of view, Serb et al. [14]
propose to perform spike detection and digitisation directly on
the neural signal from electrodes in order to save power from
processing local field potentials (LFP) which will be discarded.
Preamplifiers are critical for boosting the extremely weak
input signals to levels where they can be further processed
and so they act as the first stage in any neural recording
processing (a result of the Friis formula) [15]. Alternatively,
the operational transconductance amplifier-capacitor (OTA-C)
structure is suitable for bio-electronic devices as the low-
pass filter for neural signals [16]. The objective of combining
an OTA with load capacitor is to integrate signals instead
of simply amplifying them in continuous mode in order to
boost effective gain. A different technique has been proposed
to compensate the DC offset of the electrode-tissue interface
[17] [18] [19]. The Harrison topology is capable of rejecting
large dc offset, operates in continuous mode and is the current
standard in the field [20]. It is possible to conduct threshold
detection directly on the signals in Harrison amplifier. [14].
With the characteristic of analogue modulation of their
resistive state, memristive devices can be utilised in CMOS
circuit as trimming component [21]. Such an integrating pre-
amplifier enhanced with offset tuning for ultra-fine threshold
detection was proposed [14]. In this work, memristive devices
were utilised as non-volatile resistive loads [22] to trim the
offset voltage with high precision.
The architecture and preliminary analysis presented in [14]
demonstrated the general operating principle of what we may
describe as a ”memristive integrating amplifier”. In this work
we add detail on the operation of this type of amplifier as well
as investigate how important parameters such as clocking and
differential/common input voltage affect performance. One of
the challenges identified in doing this is defining important
performance (e.g. gain, bandwidth, CMRR and etc.) in a
manner suitable to the operation of integrating amplifiers. We
provide such metrics that suit the particular implementation
of the memristive integrating pre-amplifier. The mathematical
descriptions of the resulting metrics and insight obtained
from examining the behaviour of transistors during the key
integration phase of the amplifier illuminate various trade-offs
that characterise the design. This work has been done using
commercially available 0.18µm CMOS technology with 1.8V
supply voltage across all the experiments.
The paper is organised as follows: A brief overview of the
pre-amplifier and its operation, followed by the re-definition
of its key performance metrics is presented in section II.
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2Simulation set-up, analysis and results are shown in section III.
A discussion of design trade-offs and other points of interest
pertaining to the amplifier design is in section IV. Finally,
section V summarises and concludes the paper.
II. FUNDAMENTAL OPERATION AND ANALYSIS
A. Amplifier design overview
The architecture studied is a modified/simplified version
of the original design proposed in [14]; it is shown in Fig.
1. It consists of three main sections: I) a fully differential
core amplifier (effectively a single-stage analogue amplifier
acting as the 1st stage of the design), II) a dynamic latched
comparator (DLC) amplifying and quantising the output state
of the core amp and III) a current bias unit powering the
system’s core. The overall system operates as a threshold
detection circuit which compares two minute input signals and
ultimately outputs a binary flag, as shown in Fig.2.
Each threshold detection operation is carried out in four
phases that we label as: (i) reset, (ii) integrating, (iii) digitisa-
tion and (iv) off. These are illustrated in Fig. 3. They remain
unchanged from the original work and act as follows:
In the reset phase (i) the core amplifier is on (clk ana,
clk rst: high, clk, clk anabar: low) and the load capacitors
are discharged (Vmida/b = 0), so that voltage/current in
core amplifier is initialised and cleared before integration
commences in the next phase.
In the integrating phase (ii) (clk ana: high, clk anabar,
clk rst, clk: low) the reset transistors (M8&M9) are switched
off and the currents flowing through the branches of the core
amplifier drain into the load capacitors. From a ‘large signal’
perspective, Vmida and Vmidb continuously increase during
integration. In terms of ‘small signal’, ∆Vmida−midb increases
with time and normal operation is maintained so long as the
cascode transistors M6&M7 remain in the saturation region.
The voltage difference between nodes mida and midb is
impacted by the charging speed/current and integration time.
Memristors R1&R2 work as trimming devices and tune the
offset of the core with very high sensitivity (1µV/kΩ shown
in the original paper). At the end of this phase, Vmida/b
should be high enough to successfully trigger the DLC and
∆Vmida−midb should be as large as possible for maximising
gain.
In the digitisation phase (iii) (clk ana, clk: high,
clk anabar, clk rst: low) clk goes high, triggering the DLC
to perform the conversion of Vmida/b into the final digital
outputs. By convention we take the output from the branch
where output ‘1’ represents a spike while ‘0’ represents the
absence of a spike. Shortly after the decision is committed
by the DLC, the core amplifier is turned off as the system
re-enters the off phase.
Finally, in the off phase (iv) (clk: high, clk ana,
clk anabar, clk rst: low), the tail current is cut off by setting
clk ana to zero. The pre-amplfier is turned off and stops
recording neural signals. clk anabar is also deactivated (goes
to high) thus preventing the accumulated charge across the
large gate capacitances of M4&M6 from draining away.
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Fig. 1. Architecture of the simplified pre-amplifier. (a) The circuit can be
divided into three parts: (I) core integrating amplifier, (II) dynamic latch
comparator, (III) current bias control unit. In this paper, the clocking signals
are all assumed to be generated by a shared source and be strictly periodic.
B. Differences vs. the original design
The design under study has been simplified vis-a-vis the
original from [14] as follows: First a fixed clocking scheme
was adopted. The previous design featured an asynchronous
clock generation circuit embedded in each channel. When
it determined that the result would be available on nodes
mida/midb it triggered, on-demand, the clocks. However, it
has been observed that the integration results for the very small
differential input signals of interest always become available
at fixed intervals; therefore, an on-demand triggering system
is not required here. Second, the sizes of the input transistor
pair were decreased. In [14], huge transistors were introduced
as input pair to reduce noise. However, the associated large
parasitic capacitances together with the µA tail currents result
in a low transit frequency (fT ). Therefore, in consideration
of speed and power consumption the sizes of input transistors
have been decreased.
C. Key performance metrics
The main performance indicators for the core amplifier
include: gain, bandwidth, offset tuning range and sensitiv-
ity on memristor resistance, noise performance, input range,
common-mode rejection ratio (CMRR) and power consump-
tion. All these metrics (with the exception of power) mostly
depend on the integrating phase, when amplification is con-
ducted. In this stage the cascode transistors are in saturation
3TABLE I
SIZES OF DEVICES IN THE PROPOSED ARCHITECTURE, WHERE THE BIAS
CURRENT OF CORE AMPLIFIER IS Itail = 3µA. R3 IS REPLACED BY A
DIODE CONNECTED NMOS. THE SUPPLY VOLTAGE IS 1.8V AND CONTROL
SIGNALS ARE DESIGNED TO FULL RANGE SWING EXCEPT clk anabar
SWINGS BETWEEN 0.6V AND 1.8V .
Devices W/L (µm) Devices W/L (µm)
M1, M2, M3 3/3 M11-M14 2/0.6
M4, M5 200/1 M15,M16 1/0.6
M6, M7 20/1 M17, M18 2/0.6
M8, M9 1/0.6 M19 1/0.6
M10, R3 5/1 C1, C2 200 fF
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Fig. 2. Pre-amplifier basic functionality test: Input A (ina) is slowly swept
between [1.1V −100µV , 1.1V +100µV ] over 2ms while the pre-amplifier
is carrying out a conversion every 10µs to detect the relationship between
inputs A and B. Input B (inb) remains stable at 1.1V throughout. In this test
the amplifier was balanced (R1 = R2). When Vina < Vinb, the left branch
current is larger than the right branch current, inducing Vmida−Vmidb > 0.
The DLC captures this relation and generates binary signals: Vouta = 1 and
Voutb = 0, which appears in the bottom trace as a predominantly orange
output trace. Conversely when Vina > Vinb, Vouta = 0 and Voutb = 1,
which appears as a combined orange/blue output trace. Note: this type of
simulation can also be used to test the offset tuning range and tuning sensitivity
on the resistive state of memristive devices. When R1 > R2, Vina must be
lower than Vinb to ensure a balanced output, creating an offset. This is read
in the output trace as an encroachment of the blue region into the orange (and
vice versa for R1 < R2).
mode. As Vmida/b keep increasing throughout the integration
phase, there is no set DC operating point. nonetheless, be-
cause this is an extremely small signal amplifier, the current
flowing through each branch is under normal circumstances
approximately the same and constant. This allows for analysis
similar in spirit to regular small-signal analysis by using
transient simulations for obtaining the relevant data. Standard
DC operating point and AC analysis cannot be applied here
directly. It is perhaps more appropriate to think of Vmida/b as
‘large signal’ in the mV -range and ∆Vmid = Vmida − Vmidb
as ‘small signal’ in the µV -range.
1) Gain: The gain is defined, as usual, as the ratio of
the output signal amplitude over the input signal ampli-
tude, δVout/δVin. For the core amplifier this translates into
δVmid/δVin, where δVmid is taken at the end of the integration
phase and δVin is considered constant for the purposes of this
analysis.
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Fig. 3. Timing diagram for neural signal detection. The timing diagram is
captured from one detection cycle, where we set this cycle starts from 0ns.
The signal-detection cycle period was set at 350ns, which is subdivided into
four operational phases: (i)reset, (ii) integrating, (iii) digitisation and (iv) off
phases. Top panel: clocking scheme (see schematic in Fig. 1). Middle panel:
drain signal of input transistor M5 (drain b) and integrating node voltage
(midb). Bottom panel: digital output signals; it is these signals that generate
the bottom panel of Fig. 2. (In this simulation, ina = 1.1V + 50µV and
inb = 1.1V )
A more explicit formula can be obtained for the gain: The
input differential voltage induces through the input differen-
tial pair and its associated current branches a difference in
currents:
δi = δVin · gm (1)
where gm is the transconductance of the input differential pair
in normal operating conditions. This induces a difference of
charge on the load capacitors:
δQ = δi · τ (2)
where τ is the integration phase duration. Finally, this gets
transformed into the voltage difference we observe at δVmid
through the load capacitances C:
δVmid = δQ/C (3)
Combining the above yields the gain (G):
G =
δVmid
δVin
=
gm · τ
C
(4)
Given that we know that the currents filling each load
capacitor are approximately constant and equal we can express
integration time τ as a function of the difference in Vmid levels
at the start and end of integration ∆Vmid = Vmid|t=te −
Vmid|t=t0 , where t0 and te denote the start and end of the
integration phase. In our case Vmid|t=t0 = GND = 0 and
therefore ∆Vmid = Vmid|t=te . This is a voltage level that
we can adjust by choosing appropriate values for the tail
current of the amplifier and the integration time. Given this
interdependence we now seek to find an expression for τ
4that depends only on engineering parameters. We begin by
observing that:
∆Vmid = ∆Q/C (5)
where ∆Q is the total charge accumulated on each node
(mida/b) as a result of the tail current. This can, however,
be easily expressed as:
∆Q ≈ itail/2 · τ (6)
where itail/2 is the half-tail current of the amplifier core. This
allows us to express τ as follows:
τ = ∆Vmid · C/itail/2 (7)
where we replaced the approximation symbol with an equality
for clarity, since the deviation is expected to be sufficiently
small under normal operation.
Now we can substitute Eq.7 into Eq. 4 and obtain gain as:
G =
gm ·∆Vmid
itail/2
(8)
which further simplifies to:
G = TE ·∆Vmid (9)
where TE is the transconductor efficiency factor of the input
diff pair transistors. In other words the differential gain of the
pre-amplifier core only depends on the TE and the voltage
range over which we are integrating. Integration time and tail
current can be freely traded off, in principle (but consider
noise, etc.). Note that ∆Vmid represents voltage difference
during the integration phase, while δVmid is the output that
captured at the end of integration.
2) Bandwidth: In an integrating amplifier, such as the one
studied here, the notion of bandwidth is somewhat different
than in continuous mode systems because the output is not
a continuous waveform whose Fourier component at some
frequency can be compared in magnitude to an input stimulus
of the same frequency. Instead, our amplifier output is a
single value that is influenced (in magnitude) by the input
in proportion to the input’s absolute integral. For a unit
magnitude pure tone signal of angular frequency ω = 2pif ,
the maximum absolute integral within a time window 2a is
given by:
Ieff,max(ω) =
∣∣∣∣∫ a−a cos(ωt)dt
∣∣∣∣ = ∣∣∣∣2sin(ωa)ω
∣∣∣∣ ≤ ∣∣∣∣ 2ω
∣∣∣∣ (10)
where Ieff stands for ’effective integral’. There is no need
for introducing a phase shift φ into cos(ωt); using the trig-
nomoetric identity for cosine of sum of angles we can easily
prove that Ieff maximises for φ = 0.
At DC the integral is simply 2a and subsequently it de-
creases within the envelope of 1/f as frequency increases. If
we divide Ieff,max by the length of the window we obtain
what can be interpreted as an attenuation factor:
λ(ω) =
∣∣∣∣sin(aω)aω
∣∣∣∣ = |sinc(aω)| ≤ ∣∣∣∣ 1aω
∣∣∣∣ (11)
Fig. 4. Illustration of bandwidth definition within the context of the integrating
amplifier. Left panel: Illustration of a pure tone wave fitting exactly 1.5 times
within a time window of length 1. Right panel: Attenuation factor (Eq. 11) as
a function of tone frequency f in units of cycles/window period ( 2pi
τ
= pi
a
).
An indicative bandwidth value (BW) is shown for p = 20%. λ declines with
1
aω
.
Fig. 4 illustrates the evolution of λ with f ; the frequency
of the sinusoid in units of pia . We many now define the
effective bandwidth of the amplifier as the frequency above
which λ(f) is always below a certain value p. An indicative
measure of bandwidth may be given by p = 20%. For
an integration period of 1µs this yields around 1.5MHz
bandwidth. Naturally, p can be set to another suitably chosen
value to yield different appropriate bandwidth figures. This
metric holds only so long as the resulting frequency is much
lower than all other RCs in the amplifier core, and thus we
have no additional attenuation. It is worth noting that the most
typical neural signals of interest, action potentials (spikes), last
in the order of ms. This implies that the even spike features
of the order of 100s of µs will be integrated without any
significant attenuation.
Throughout our analysis we make the following approxima-
tion: the amplifier is integrating linearly throughout its inte-
gration voltage range ∆Vmid. The input differential signals of
interest are so small that linear approximations can be assumed
to hold throughout the whole system (eqs. (1) and (6)). In
practice, there will be some additional distortion due to the
changing Vds experienced by the cascode transistors, but we
currently ignore this effect in our analysis.
3) Tuning Sensitivity and range: The memristive devices
applied in the current branches regulate the charging speed to
load capacitors by modulating the effective output resistance
of the core amplifier as seen by the capacitive load. To see
the mechanics of this action we refer to the schematic in Fig.
1 and the standard equation for the impedance of a drain-
degenerated MOSFET, looking into the source. When this is
applied to the source of M6 we obtain:
Zs6 ≈ 1
gm6
(
1 +
R1
Ro6
)
(12)
where Zs6 is the impedance looking into the source of M6,
gm6 is the differential transconductance of M6, and Ro6 the
output resistance of M6.
Extending this principle to calculate the impedance of M4,
as drain-degenerated by the M6-R1 cascade we obtain:
Zs4 ≈ 1
gm4
(
1 +
Zs6
Ro4
)
(13)
which eventually unfolds to:
5Zs4 ≈ 1
gm4
+
1
gm6gm4Ro4
+
R1
gm6Ro6gm4Ro4
(14)
A similar expression also applies for the right current
branch.
Setting A = 1gm4 +
1
gm6gm4Ro4
and B = 1gm6R06gm4Ro4 we
can express the impedances seen by M3 looking into each
current branch as:
Zl ≈ A+BR1 (15)
Zr ≈ A+BR2 (16)
where Zl = Zs4 is the left current branch impedance and Zr
is the right branch impedance.
Next, examining the distribution of tail current across the
branches we obtain an expression for the left branch current
il as follows:
il ≈ iT A+BR2
2A+B(R1 +R2)
(17)
where iT = i3 is the tail current. Given that B  1 (as it is
the product of two maximum FET amplifier gains), il can be
further approximated as follows:
il ≈ iT
2
(
1− B
2A
(R1 −R2)
)
(18)
Similarly for the right branch current ir:
ir ≈ iT
2
(
1 +
B
2A
(R1 −R2)
)
(19)
This yields a total current imbalance of:
il − ir ≈ ∆i = −iT · B
2A
(R1 −R2) (20)
which if divided by the common transconductance of the
input differential pair transistors yields the required voltage
offset to rebalance the branches as a function of the difference
in RRAM resistive states:
Vos ≈ Vina − Vinb = ∆i
gm4,5
(21)
which when fully unfolded yields:
Vos ≈ − (R1 −R2)iT
2Ro,casgm,in(1 + gm,casRo,in)
(22)
where we have renamed our variables to explicitly stress
the common values of output impedances and differential
transconductances of the input differential pair and cascode
transistors (Ro,cas = output impedance of cascode transistor,
gm,in = diff. transconductance of the input diff pair).
This result relies on the standard small-signal assumptions
that the various gms and Ros remain constant, all transistors
involved remain saturated (either over or below threshold)
and crucially, it makes no other assumptions on the voltage
present at the load capacitors. So long as: a) the gms of all
transistors remain mostly unchanged and b) the change in
load capacitor voltage does not affect the absolute difference
in RRAM resistive states seen by the system, the capacitors
charge uniformly under balanced conditions (Vin = Vos).
Whilst condition (a) can be reasonably approximated as true
in saturation, condition (b) is not generally true because of the
non-linearity in the I−V of the RRAM devices [23]. Analysis
of this phenomenon is outside the scope of the paper as it
is RRAM technology-specific, but in general if the absolute
resistive state difference changes as the integration process
progresses, we obtain offset voltage drift that may potentially
affect operation when a fixed, non-zero offset is specifically
required (e.g. for threshold detection with the offset acting as
threshold).
Overall, Eq. 22 shows that in small-signal conditions the
offset voltage of the core amplifier is proportional to the
difference in RRAM resistive states divided by the maximum
transistor gains of the input diff pair and cascode transistors.
This division explains the extreme fineness of tuning achiev-
able.
The tuning range can in principle be extended under the
rule of Eq. 22 for as long as the underlying assumptions hold.
We note two important limiting conditions: 1) If the imbalance
in currents becomes large, eventually the assumption of equal
gms on both current branches collapses. Exactly when this
occurs depends on the tightness of the specifications. 2) If the
voltage dropped across the larger of the pair R1,2 becomes
comparable to the capacitor voltage range through which the
amplifier can integrate while maintaining transistor saturation
(normal operation), eventually the amplifier will run out of
integration voltage headroom. Thus, introducing a headroom
vs. maximum tuning range headroom (so long as condition (2)
remains the dominant limit).
4) Input-Referred Noise: The amplifier’s core noise is dom-
inated by the input differential pair. The reasons are the same
as in continuous mode amplifiers such as the Harrison [20]:
the input pair provides substantial gain through its gm and thus
mitigates the input-referred contributions from downstream
elements (primarily the cascode transistors and the RRAM
devices).
The standard MOSFET input referred-noise model contain-
ing both thermal and flicker noise is given by the following
expression for spectral density [24]:
V 2in(f) = 4kTγ
1
gm
+
K
CoxWLf
(23)
where k is Boltzmann’s constant, T is the absolute temper-
ature, γ = 23 for long-channel transistors and higher for
shorter channel devices, K a typically empirically determined
factor scaling 1/f noise, Cox the gate capacitance, W,L the
transistor sizes and f denotes (linear) frequency.
In our amplifier the noise from each transistor in the input
differential pair from Eq. 23 propagates to the output via the
gain G from Eq. 8 and is then moderated by the attenuation
factor λ from Eq. 11. Moreover, bearing in mind that the
amplifier’s output is the difference Vmid and that it is operating
in a ‘nearly balanced’ regime, the total noise spectral density
equation at the outputs becomes:
V 2out,total(f) = 2 · V 2in(f) ·G2 · λ2(f) (24)
6where we substitute all ωs with f for simplicity and have
assumed that both branches contribute equally to noise.
We note the following: First, the application of λ(f) turns
white noise into 1/f (more accurately 1/af ) and 1/f noise
into 1/f2, as is typical of single-pole low-pass filters. Sec-
ond, if we desire short integration periods, noise moderation
effect by λ(f) may become too weak to make any practical
difference because of the a 1 factor.
Finally, input-referring Eq. 23 and the contributions of λ(f)
(which can be ignored in this case), we obtain the following
noise profile:
V 2in,total = 2 · λ2(f)
(
8
3
kT
1
gm
+
K
CoxWLf
)
(25)
where the gm, W and L factors are the same (at least
approximately) for both transistors in the input diff pair.
5) Input Range: Under normal operation, the input differ-
ential pair transistors M4,5 must be in subthreshold saturation.
This implies two operating conditions: (1) A minimum drain-
source voltage |Vds,min| = m · VT , where VT is the thermal
voltage and good rule of thumb for ensuring subthreshold
saturation is 3 ≤ m ≤ 4 (here we will use m = 4) [25]. (2)
We need an appropriate gate-source voltage |Vgs,4|(< |Vth|)
that allows the transistor to pass ≈ itail/2 in subthreshold
saturation. This is treated as approximately constant in this
analysis.
Therefore the common mode voltage VCM is bounded: The
top boundary is simply:
VDD − |Vds,sat,3| − |Vgs,4| ≥ VCM (26)
where Vds,sat,x is the drain-source saturation voltage of tran-
sistor x. Exceeding the boundary causes M3 to triode and
simultaneously encroaches on Vgs,4, progressively shutting the
amplifier down.
The bottom boundary hinges on maintaining the input difer-
ential pair in subthreshold saturation (|Vds,4| ≥ |Vds,min,4|):
|Vds,4| ≈ (VCM + |Vgs,4|)− (Vanabar,low + |Vgs,6|) ≥ 4 · VT
(27)
where Vgs,6 is the gate-source voltage allowing the cascode
transistor to pass ≈ itail/2. This is also treated as approxi-
mately constant in this analysis. The 2nd term is recognised
as Vdrain a under normal operation and node voltage Vdrain a
can be seen in the schematic of Fig. 1. This unfolds to:
VCM ≥ Vanabar,low + |Vgs,6| − |Vgs,4|+ 4 · VT (28)
Here, the cascode transistor M6 enforces a specific and rela-
tively fixed value of Vdrain a under the control of Vanabar,low
(similarly for M7 and Vdrain b). Combining Eqs. 26 and 28
we can find the approximate value of Vanabar,low above which
the input differential pair runs out of common mode range:
Vanabar,low = VDD − |Vds,sat,3| − 4 · VT − |Vgs,6| (29)
From here we can see the trade-off between common mode
and integration voltage ranges (directly connected to gain). If
the input stage of the amplifier is AC-coupled, the required
VCM range may become very small.
6) CMRR and CMGD: In continuous mode amplifiers
CMRR (common more rejection ratio) is defined as the ratio
of the differential gain vs. the common mode gain. In our case
this is given by:
CMRR =
Adm
Acm
=
dG
dAcm
(30)
where Adm, Acm are the differential and common mode gains
respectively.
In a perfectly balanced amplifier (nominal design) this will
be zero at first order, so it would be perhaps more informative
to measure this directly in silico.
There is a slightly different effect which will impact our
integrating amp and can be analysed easily: Gain distortion
vs. common mode voltage VCM :
We define this ‘common mode gain distortion’ as:
CMGD =
dG
dVCM
(31)
Taking Eq. 9 and substituting gm =
itail/2
Vgs,4
we obtain:
G =
∆Vmid
Vgs,4
(32)
We can now unfold the derivative dGdVCM as follows:
dG
dVCM
=
d∆VmidVgs
dVgs
· dVgs
dVg
= −∆Vmid
V 2gs
· dVgs
dVg
(33)
where dVgsdVg ≈ 1 due to the high impedance of M3.
We note that this value could easily be as low as 1 (e.g.
consider the case of ∆Vmid = 0.5V and Vgs = 0.7V ). This
means that for every Volt of change in VCM the gain deviates
by a unit (e.g. G = 25 at VCM = xV means G = 26 at
VCM = (x−1)V ). Nevertheless, for indicative values of G =
25 and VCM fluctuations in the low 100s of mV we obtain
gain deviations/errors in the order of 1%.
III. PERFORMANCE MEASUREMENTS AND RESULTS
In this section, the suitably defined performance parameters
from the previous section will be assessed for an example
design in simulation. We split the results into two groups
for convenience: differential mode and common mode effects.
Under differential mode-related effects we examine the differ-
ential gain, bandwidth, and tuneable range/sensitivity of offset
vs. RRAM device resistive state. Under ‘Common mode-
related effects’ we include input range (largely determine
by the common mode by assumption) and CMRR/CMGD.
Finally, power consumption is discussed on its own at the
end. For these simulations we used a commercially available
0.18µm CMOS technology with VDD = 1.8V .
7A. Differential Mode Effects
1) Gain: For the purposes of amplifier gain analysis, we
have run multiple, single data-point amplification transients
sweeping a range of input differential voltages centred around
zero. These simulations are under nominal conditions for this
study: no added noise, mismatch or process variation was
included.
There are two main experiments: First we set an integration
phase run where δVin 6= 0 and the clk signal does not interrupt
the integration process, but rather lets it run its course until
both Vmida/b saturate. Thus, the important features of the
resulting waveform (e.g. position of peaks) are revealed. A
key question we seek to answer here is whether there is an
optimum time to stop the amplification in order to reliably
obtain maximum gain, and if so when that occurs. The second
experiment uses a fixed clock allowing us to explore the
gain linearity for fixed integration period: we run multiple
simulation runs with δVin swept from −100µV to 100µV
with integration period τ = 150ns. The key question here is
whether the amplifier has a usable linear range centred around
the 0V differential input and if so, how wide it is.
The first experiment is illustrated in Fig. 5(a). We observe
that for all test inputs δVin ∈ {−100,−50,−5, 5, 50, 100}µV
∆Vmid increases linearly to a global peak at ≈ 170ns into
the integration phase and then gradually decreases to zero, at
which point both Vmida/b have saturated and any potential
difference they had is erased. The peak occurs because as
we keep integrating, the voltage at mida/b nodes eventually
increases to the point where the cascode transistors enter the
triode mode. This causes the rate of voltage accumulation on
whichever Vmid node is highest to slow first, allowing the other
node to catch up (and leading to the post-peak drop in ∆Vmid).
At this point we are past maximum gain and continuing the
integration eventually equalises the Vmids.
Next, we note that the peak gain time is nearly perfectly
aligned for all input samples; the maximum peak time differ-
ence is only 1ps. The high quality of alignment arises because
the time at which the Vmid voltages start trioding the cascode
transistors is determined primarily by the tail current and not
the differential currents. The small discrepancy is explained by
the fact that the peak gain time is technically determined by
the time at which the first of Vmida/b reaches the point where
it triodes its cascode transistor. This has two key engineering
implications: 1) It allows us to set a universally optimal DLC
triggering time. 2) It states that the optimal trigger time is
bounded by the trioding time obtained for Vmida = min and
Vmidb = max (or vice versa), in which case we have the fastest
trioding corner.
The results from the 2nd experiment are shown in Fig.
5(b). The differential output voltages δVmid for τ = 150ns
are plotted versus input differential voltage δVin. We notice
excellent gain linearity arising again from the extremely small
effect that the differential voltages have on the behaviour of the
voltages at Vmida,b. For this experiment the differential input
voltage was swept on the basis of a fixed input Vmidb = 1.1V
and a swept input Vinb ∈ [1.1V − 100µV, 1.1V + 100µV ].
Results were linearly fitted yielding a gain of G = 25V/V
δ
V(ina) -V(inb) = -100 -50 -5 5 50 100 V, , , , ,
(a)
(b)
Fig. 5. Simulation results of differential gain analysis. In this simulation, inb
was set at 1.1V while ina was swept from 1.1V −100µV to 1.1V +100µV
with in steps of 5µV . (a) ∆Vmid throughout an intentionally excessively long
integration phase. As Vmida,b increases the cascode transistors eventually
triode causing the gain to peak and then start decreasing. Peak gain times
occur at t = 170ns and are aligned within 1ps difference. An indicative
integration time leaving substantial margin for error can be set to e.g. 150ns
(dashed line in (a)). (b) Output voltage difference δVmid at integration time
τ = 150ns vs. input differential voltage. The result is excellently fitted by a
linear curve. The gain is constant at approx. G = 25.
Fig. 6. Simulated bandwidth profile of proposed integrating amplifier.
Attenuation factor as a function of tone frequency f in units of cycles/window
period ( 2pi
τ
= pi
a
), with a = 150ns in this design. Dashed line indicates
theoretical prediction.
(28dB) with excellent linearity throughout the range (MSE
= 0.0011).
2) Bandwidth: We operated our amplifier with an integra-
tion period of 150ns as shown in Fig.3 and ran a collection
of transient analyses for fixed amplitude pure tone signal
inputs. The tone frequencies ranged from 1Hz to 27MHz
(covers around four cycles of window) and for each frequency
the phases where stepped in increments of 10o. Additionally
we also carried out a DC run (δVin = 100µV ). For each
simulation run we looked at the amplifier output δVmid after
150ns of integration. The outcome was a plot of maximum
|δVmid| as a function of frequency, as illustrated in Fig.6
(normalised to |δVmid| at DC). The resulting curve is closely
bounded by the envelope calculated by Eq. 11 indicating no
surprises. To keep λ > 20%, the bandwidth achieves four fifths
cycles/window period in Fig.6 that yields 5.4MHz bandwidth.
8We note that if we assume that the highest frequency
spectral component of interest in a neural spike lies at 10kHz,
the maximum attenuation of this particular design is around
0.08%. Therefore we can reliably sample spiking waveforms
with this design.
3) Tuneable Range and Tuning Sensitivity: To obtain the
tuneable range and sensitivity of implanted memristive de-
vices, multiple transient simulations such as those seen in Fig.2
can be repeated while sweeping both RRAM device resistive
states (R1 and R2). By tracking at what difference ∆Vin the
outputs flip value we can obtain an estimate for the offset. The
quality of the estimate is calculated as follows: if at cycle n
we had Vouta = 0 and at cycle n+ 1 we obtained Vouta = 1,
it means that somewhere between δVin|n and δVin|(n + 1)
we crossed the amplifier’s offset voltage. The tracking will be
applied in both ascending and descending phase, after which
offset voltage will be averaged. Assuming that the amplifier
always makes a decision at approximately the same relative
time in each cycle (in our case always at 150ns into the
integration phase), the duration of this interval is fixed and
given by the total swept range over the number of sampling
cycles. In our case, we run 200 cycles (10µs/cycle for a total
duration of 2ms) and sweep the input across a range of 400µV
(200µV ascending and 200µV descending)
Table II shows the offset voltage as a function of R1, R2.
From there we observe: 1) The overall trimming range for
this particular design is ≈ 235µV . 2) The maximum induced
offset occurs, as expected, at the maximum R1, R2 imbalance
corners. 3) The offset sensitivity is close to 1µV/kΩ for any
combination of R1, R2. 4) The table is almost symmetric (as
expected). The slight asymmetry indicates that the common
mode voltage influences the offset voltage. This effect will be
the subject of a dedicated study. Finally, the quoted offsets
were checked and are the same both on the upward and the
downward slopes, indicating no history-dependence.
TABLE II
OFFSET VOLTAGE OF PRE-AMPLIFIER VS. RRAM DEVICE RESISTIVE
STATE QUOTED AT 5µV RESOLUTION.
R1\R2 10kΩ 40kΩ 70kΩ 100kΩ 130kΩ
10kΩ 0 35 60 90 120
40kΩ -35 0 25 55 95
70kΩ -60 -25 0 25 55
100kΩ -85 -50 -25 0 30
130kΩ -115 -80 -50 -25 0
4) Input-Referred Noise: To estimate the noise behaviour
we employ the following trick: we take the core of the basic
circuit shown in Fig. 1, balance the inputs and add a pair of
ideal, noiseless resistors that sink the baseline value of itail/2
for some suitably chosen equilibrium voltage Vmida/b = Vequil
within the amplifier’s integrating range. This is shown in Fig.
7(a) (note that we have removed M17&M18 for simplicity -
they only increment node capacitance by a small fraction).
Then, we need to run our noise analysis and apply the sinc
moderation (Eq. 11) in order to obtain our final results.
Before we begin, we need to make some key observa-
tions/assumptions: 1) At DC equilibrium, what is left on Vmid
after removing the baseline tail currents is fluctuations due
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Fig. 7. Noise Simulation. (a) Schematic used for running noise analy-
sis. Noiseless baseline current compensation resistors Rcomp = 330kΩ
were used. The resistors divert the baseline current coming from the tail
transistor M3 so that at equilibrium any remaining voltage fluctuations on
nodes MIDA,B are attributable to noise. (b) The noise spectrum presents
unmoderated and moderated input-reffer noise respectively.
to noise; there is no other possible source of fluctuation.
2) Any distortions introduced by the finite impedance of
the compensation resistors is negligible due to the minute
input signals at play. 3) Input-referred output noise levels are
expected to be comparable throughout the entire integration
range given that most of the noise is generated by the
input differential pair. Additionally, running the noise test at
half-gain is compensation against underestimating the noise
generated by other sources (most notably the cascode pair).
Now we can run our noise analysis.
For baseline compensation resistances Rcomp = 330kΩ,
we get Vequil ≈ 0.5V and a noise spectrum (with and
without sinc moderation) as shown in Fig. 7(b). Across a
[0.05Hz−50MHz] bandwidth we obtain a root-mean square
(RMS) voltage noise level of ≈ 350µV unmoderated, drop-
ping to 34µV moderated. This represents a saving of ≈ 90%.
We also observe a 1/f corner frequency around 250Hz. We
have tested that expanding the included noise bandwidth both
to the left and to the right does not change the above figures
significantly. The present analysis excludes noise contributions
from the RRAM devices.
The overall result suggests that for neural probing, the noise
levels obtained for this design may still be slightly too high,
especially if we include additional noise from the RRAM
devices. In this case switching to longer integration periods
would help.
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(a)
(b)V(outa) V(outb)
(c)
Fig. 8. Input range results of pre-amplifier. In this simulation, the common
mode voltage was swept from zero to 1.8V with 50µV differential input.
For VCM ∈ [0.5 − 1.4]V we notice that Vmidb (a) reaches sufficiently
high voltage to prompt a stable output from the DLC (c) within 50ns of
triggering, and for our chosen differential input the output is always correct.
However, the analogue gain in (b) of the core is maximised in the narrower
range [0.9, 1.3]V .
B. Common Mode Effects
1) Input and Range: In order to experimentally demonstrate
the input range of the amplifier we performed a series of ex-
periments querying different potential range limitation factors
in practice. First, we checked the behaviour of the system
at different stages as a function of common mode voltage
by running a series of integration cycles whilst sweeping
VCM from 0V to VDD in steps of 50mV . At each run the
differential input was 50µV and the outputs were registered
after integrating for 150ns. Results were registered at: i)
Vmidb, ii) δVmid and iii) the overall system output after the
DLC. Results are shown in Fig. 8. Note: in order to check for
possible input signal history-dependence during these tests,
each test integration cycle was preceded by three integration
cycles ran with VCM = 1.8V . We have sample-tested a few
runs with initial VCM between 0.1V and 1.8V and confirm
that the history-dependence effect is negligible.
From the results in Fig. 8 we can draw three key conclu-
sions: 1) The DLC successfully triggers for VCM between
approx. 0.5V and 1.4V . This means that Vmidb is sufficiently
high for the DLC to settle to an output within 50ns of it
triggering (which occurs when clk goes high). 2) In this case
the DLC provides the correct answer so long as it triggers,
but this might change towards the edges of the range once
we take noise into account. 3) The actual analogue gain of
the amplifier remains close to maximum (≈ 28dB) within
a narrower region: approx[0.9, 1.3]V . We would recommend
that maximum gain area is taken as the effective VCM range
in order to maximise the chances of correctly capturing small
differential inputs under noisy conditions. Nevertheless, this
shows that by de-rating the specification of the amplifier to
higher δVmid we can extend its effective input range.
In order to visualise the effects leading to loss of gain out-
side the region VCM ∈ [0.9, 1.3]V we ran some unrestricted
CM = 0.9 1.0 1.1 1.2 1.3 1.4 V, , , , ,
Fig. 9. Intermediate differential output ∆Vmid evolution as a function of
VCM . Differential input voltage is 50µV and the integration phase is not
time-constrained, (see Fig.5). Voltage traces for different VCM s follow each
other closely except in the edge cases VCM ∈ {0.9V, 1.4V }.
integration tests as shown in fig. 5 for different values of VCM .
The results are shown in Fig. 9 where we observe that for VCM
between 1.0V and 1.3V the integration traces follow each
other very closely, with traces at 0.9V and 1.4V beginning to
show more substantial deviations. We note how excessively
low VCM s shorten the peak without shifting (a result of
desaturating the input differential pair but not changing the
integration range) whilst excessively high VCM s shift the peak
without changing its magnitude.
2) CMRR and CMGD: For evaluating the CMRR we set the
differential input to 0V and swept VCM between [0.9, 1.4]V.
Since we deliberately don’t account for process variations and
mismatch in this work, we obtain the expected common mode
gain of 0.
For CMGD, we run a series of integration runs with fixed
differential input voltage (50µV ) and sweep VCM in steps
10mV and plot the gain as illustrated in Fig. 10(a). The
highlighted region where the gain maximises is then resampled
at 5mV step and for each consecutive pair of data points
we calculate the derivative. As per Eq.33 this yields our
CMGD. Converting appropriately we obtain CMGD≥ 20dB
for VCM ∈ [0.99V, 1.14V ]. To exemplify this effect, a 0.15V
change in common mode voltage ∆VCM causes less than 1.5%
change in the output of the amplifier core ( dGdVCM ∆VCM ).
C. Power Consumption
The power consumption has to be assessed for all operating
phases of the pre-amplifier. The most power-hungry phase is
the reset phase since it is the only one where a DC path
exists between the power supplies. For this reason the reset
phase should be kept as short as possible. However, it is
also during the reset phase that the core amplifier reaches
steady state at all nodes so that the integrating phase can then
commence without any history-dependence, i.e. influence from
or ‘memory of’ its previous inputs. Finding the optimal reset
phase duration is a key optimisation task for this design. Next,
the cost associated with the integration and digitisation phases
can be split into two main components: First, the integration
cost is equal to charging the core amplifier’s capacitors from
GND to their equilibrium level, where the integration self-
terminates (≈ 1.26V in our case - note how this integration
cost currently spans both integration and digitisation phases
because we do not stop the integration once we trigger the
DLCs). Second, the comparison cost is equal to the energy
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Fig. 10. CMGD simulation results. (a) Core amplifier gain vs. VCM (150ns
integration period). The gain remains high and stable in the highlighted area
(V ∈ [0.99V, 1.14V ]). (b) CMGD appropriately converted to dB for the
range highlight area in (a). New highlight indicates CMGD≥ 20dB.
needed to operate the DLC. Finally, during the ‘off’ phase
power dissipation is mainly down to leakages.
Through one detection cycle (350ns), the average energy
consumption is 1.927pJ , of which 663fJ during the re-
set phase, 814fJ during the integration phase and 450fJ
during digitalisation. This yields a power rating of 5.5µW
for continuous operation (no off phase), of which the core
amplifier accounts for 5µW . If we operate the amplifier
at typical biointerface sampling rates of ≈ 20kHz, power
dissipation becomes 38.5nW (assuming practically zero ‘off’
mode dissipation).
For a more complete, multiple channel pre-amplifier, ad-
ditional power will be dissipated by 1) the current reference
generation unit (III in Fig.1), 2) the control system, including
clk ana, clk anabar, clk rst and clk generators. Both of
the above would be shared across multiple channels, yielding
a certain degree of amortisation.
IV. DISCUSSION
From the analysis and simulation of the integrating amplifier
we highlight some key conclusions:
First, the performance improvement of the integrating am-
plifier over more traditional e.g. Harrison designs relies on the
integration process, which enhances the gain and decreases the
effective bandwidth (helping reduce noise in the process). To
visualise this let us consider an integrating amplifier using
the same tail current as a standard OTA first stage. During
integration the power dissipation is effectively the same, but
the gain and bandwidth are different. In this sense the design
represents a trade-off between gain and bandwidth without
changing power dissipation or using feedback.
Next, we note that there is a natural trade-off between tail
current and integration time while keeping the overall energy
dissipation approximately constant. This is the result of the
fixed duration of the reset phase (just enough to clear any
residual charge at the Vmid nodes) and the fact that energy
consumption during the integration phase only depends on the
size of the load caps and the voltage change across them during
that phase. Thus, in principle we can design for a wide range
of required sampling rates or bandwidths for the same energy
budget.
The trade is not completely free: Changing the tail current
affects gain, bandwidth and noise performance, by altering
the gms of all transistors involved and the integration period.
Furthermore, if using real RRAM devices with non-linear
IV curves, changing the tail current also changes the static
resistance of the RRAM devices. Together with changes in
transistor gms this means that the tuneability range is also
affected since it depends on the impedance balance between
RRAM and transistors. Thus, whilst the integrating amplifier
clearly offers a lot of design flexibility, the precise design
trade-off space is also not trivial, much like as it is for
OpAmps. This is an important subject meriting its own dedi-
cated study.
The last design decision to highlight concerns the size of
the load capacitors C. The gain analysis in section II shows
that C doesn’t affect the gain, but it does affect the integration
period and therefore can be used to adjust the bandwidth, if
for some reason that cannot be achieved by tweaking the tail
current. Effectively it is a design parameter that trades away
energy for design flexibility.
In terms of operation, we note the importance of ensuring
that the integrating amplifier is cleared properly in preparation
for each integrating phase in order to avoid history-dependence
of the output. This means that all node voltages should be
equalised across the left and right branches prior to the com-
mencement of the sensitive integration phase. In the current
design this is achieved by forcefully flushing the system during
the reset phase, but more energy-efficient approaches are under
development as the rest phase represents a substantial fraction
of the energy budget.
Finally, we compare our amplifier’s performance with a
few standard designs as shown in Table III. We observe a
slightly reduced gain and increased noise levels traded against
power dissipation as a result of our design decisions so far.
Importantly, for relatively low precision operations such as
threshold detection of neuronal spikes a 10-fold increase in
noise may be an acceptable price for a 100-fold reduction in
power dissipation. We also note that the present design is not
completely optimised, with an increase in integration time as
a very promising avenue of investigation for decreasing noise
levels within the same power envelope.
TABLE III
PERFORMANCE AND COMPARISON OF THE PROPOSED AMPLIFIER. IRN:
INPUT-REFERRED NOISE
Work [20] [26] [27] This work
Tech. (µm) 1.5 0.18 0.18 0.18
Power (W ) 40µ 3.24µ 1.5µ 38.5n@20kHz
Gain (dB) 40 40 60 28
BW (Hz) 7.5k 5.4k 10k 5.4M
IRN @freq.
(µVrms)
2.1 2.14 3.4 34
0.5− 50k 200− 5k 0.5− 10k 0.5− 50M
11
V. CONCLUSION
In this work we have performed a theoretical analysis of
the core functionality of memristive integrating amplifiers and
used industrial CAD-level simulations to provide a specific
example for an integrating amplifier design targeting electro-
physiological applications. Throughout our analysis we have
concluded that the performance enhancement over traditional,
continuous mode amplifiers can be most intuitively understood
as a gain boosting effect arising from the integration process
and showed how this process erodes the amplifier’s effective
bandwidth (which is desirable for electrophysiology applica-
tions). Moreover, we have explained how standard metrics
of amplifier performance such as gain and input common
mode range, but also new metrics such as offset voltage
tuneability range can be described by governing equations for
use by designers. Finally, we implemented an exemplar design
in commercially available 180nm CMOS and demonstrated
typical values for all studied performance parameters that can
be expected from a 0.18µm node technology. These included
gain of 25V/V , offset tuning range of 235µV , input-referred
noise of 34µVrms and power dissipation of 38.5nW at 20kHz
sampling rate. These are competitive vs current literature for
an not fully optimised design.
This work is a stepping stone towards de-risking and doc-
umenting the RRAM-based integrating amplifier. We believe
that the trade-off induced by the integration process in com-
bination with the offset trimming enabled by RRAM has the
potential to add a powerful circuit topology to the arsenal of
the analogue designer.
ACKNOWLEDGMENT
The authors would like to acknowledge this work was
supported in part by the Royal Society Industry Fellow PhD
Student Scholarship and Engineering and Physical Sciences
Research Council (EPSRC) under Grant EP/R024642/1 in
Functional Oxide Reconfigurable Technologies (FORTE) pro-
gramme.
REFERENCES
[1] K. D and D. P. Rodrigues, “Diagnosis of disease through voice record-
ings using artificial neural networks,” International Journal of Computer
Applications Technology and Research, vol. 6, no. 6, p. 299305, 2017.
[2] M. A. Lebedev and M. A. Nicolelis, “Brain–machine interfaces: past,
present and future,” TRENDS in Neurosciences, vol. 29, no. 9, pp. 536–
546, 2006.
[3] S. B. Lee, H.-M. Lee, M. Kiani, U.-M. Jow, and M. Ghovanloo, “An in-
ductively powered scalable 32-channel wireless neural recording system-
on-a-chip for neuroscience applications,” 2010 IEEE International Solid-
State Circuits Conference - (ISSCC), 2010.
[4] A. C. Patil and N. V. Thakor, “Implantable neurotechnologies: a review
of micro-and nanoelectrodes for neural recording,” Medical & biological
engineering & computing, vol. 54, no. 1, pp. 23–44, 2016.
[5] M. G. Dorman, M. A. Prisbe, and J. D. Meindl, “A monolithic signal
processor for a neurophysiological telemetry system,” IEEE Journal of
Solid-State Circuits, vol. 20, no. 6, pp. 1185–1193, 1985.
[6] F. Hashemi Noshahr, M. Nabavi, and M. Sawan, “Multi-channel neural
recording implants: A review,” Sensors, vol. 20, no. 3, p. 904, 2020.
[7] R. Harrison, “A low-power integrated circuit for adaptive detection of
action potentials in noisy signals,” Proceedings of the 25th Annual
International Conference of the IEEE Engineering in Medicine and
Biology Society (IEEE Cat. No.03CH37439), vol. 4, p. 33253328, 2003.
[8] T. Seese, H. Harasaki, G. Saidel, and C. Davies, “Characterization
of tissue morphology, angiogenesis, and temperature in the adaptive
response of muscle tissue to chronic heating,” Laboratory investigation;
a journal of technical methods and pathology, vol. 78, no. 12, pp.
1553–1562, December 1998. [Online]. Available: http://europepmc.org/
abstract/MED/9881955
[9] K. D. Wise and J. B. Angell, “A low-capacitance multielectrode probe
for use in extracellular neurophysiology,” IEEE Transactions on Biomed-
ical Engineering, vol. BME-22, no. 3, pp. 212–219, 1975.
[10] V. Vijay, M. E. J. Obien, F. Franke, U. Frey, and A. Hierlemann,
“Optimal electrode size for multi-scale extracellular-potential recording
from neuronal assemblies,” Apr 2019. [Online]. Available: https:
//www.frontiersin.org/articles/10.3389/fnins.2019.00385/full
[11] A. M. Sodagar, K. D. Wise, and K. Najafi, “A wireless implantable
microsystem for multichannel neural recording,” IEEE Transactions on
Microwave Theory and Techniques, vol. 57, no. 10, pp. 2565–2573,
2009.
[12] B. Gosselin, A. E. Ayoub, J. Roy, M. Sawan, F. Lepore, A. Chaudhuri,
and D. Guitton, “A mixed-signal multichip neural recording interface
with bandwidth reduction,” IEEE Transactions on Biomedical Circuits
and Systems, vol. 3, no. 3, pp. 129–141, 2009.
[13] A. Bagheri, M. T. Salam, J. L. Perez Velazquez, and R. Genov, “Low-
frequency noise and offset rejection in dc-coupled neural amplifiers:
A review and digitally-assisted design tutorial,” IEEE Transactions on
Biomedical Circuits and Systems, vol. 11, no. 1, pp. 161–176, 2017.
[14] A. Serb and T. Prodromakis, “High-sensitivity memristor-based thresh-
old detection,” in IEEE International Symposium on Circuits and Sys-
tems (ISCAS), 2017.
[15] G. Bontorin, J. Tomas, and S. Renaud, “Low noise and low cost neural
amplifiers,” in 2007 14th IEEE International Conference on Electronics,
Circuits and Systems, 2007, pp. 1324–1327.
[16] R. Rieger, A. Demosthenous, and J. Taylor, “A 230-nw 10-s time
constant cmos integrator for an adaptive nerve signal amplifier,” IEEE
Journal of Solid-State Circuits, vol. 39, no. 11, pp. 1968–1975, 2004.
[17] R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black,
B. Greger, and F. Solzbacher, “A low-power integrated circuit for a
wireless 100-electrode neural recording system,” IEEE Journal of Solid-
State Circuits, vol. 42, no. 1, pp. 123–133, 2007.
[18] K. A. Ng and Y. P. Xu, “A compact, low input capacitance neural
recording amplifier with cin/gain of 20ff.v/v,” in 2012 IEEE Biomedical
Circuits and Systems Conference (BioCAS), 2012, pp. 328–331.
[19] H. Kassiri, K. Abdelhalim, and R. Genov, “Low-distortion super-gohm
subthreshold-mos resistors for cmos neural amplifiers,” in 2013 IEEE
Biomedical Circuits and Systems Conference (BioCAS), 2013, pp. 270–
273.
[20] R. R. Harrison and C. Charles, “A low-power low-noise CMOS
amplifier for neural recording applications,” IEEE Journal of Solid-
State Circuits, vol. 38, no. 6, pp. 958–965, jun 2003. [Online].
Available: http://ieeexplore.ieee.org/document/1201998/
[21] S. Stathopoulos, A. Khiat, M. Trapatseli, S. Cortese, A. Serb, I. Valov,
and T. Prodromakis, “Multibit memory operation of metal-oxide bi-layer
memristors,” Scientific reports, vol. 7, no. 1, pp. 1–7, 2017.
[22] R. Waser and M. Aono, “Nanoionics-based resistive switching memo-
ries,” Nature Materials, vol. 6, no. 11, pp. 833–840, 2007.
[23] I. Messaris, A. Serb, S. Stathopoulos, A. Khiat, S. Nikolaidis, and T. Pro-
dromakis, “A data-driven verilog-a reram model,” IEEE Transactions
on Computer-Aided Design of Integrated Circuits and Systems, vol. 37,
no. 12, pp. 3151–3162, 2018.
[24] K. G. Lamb, S. J. Sanchez, and W. T. Holman, “A low noise operational
amplifier design using subthreshold operation,” in Proceedings of 40th
Midwest Symposium on Circuits and Systems. Dedicated to the Memory
of Professor Mac Van Valkenburg, vol. 1. IEEE, 1997, pp. 35–38.
[25] S. M. Sharroush, Y. S. Abdalla, A. A. Dessouki, and E. A. El-
Badawy, “Subthreshold mosfet transistor amplifier operation,” in 2009
4th International Design and Test Workshop (IDT), 2009, pp. 1–6.
[26] D. Luo, M. Zhang, and Z. Wang, “A low-noise chopper amplifier
designed for multi-channel neural signal acquisition,” IEEE Journal of
Solid-State Circuits, vol. 54, no. 8, pp. 2255–2265, 2019.
[27] H. Jeon, J. Bang, and M. Je, “A cmrr enhancement circuit employing
gm-controllable output stages for capacitively coupled instrumentation
amplifiers,” IEEE Transactions on Circuits and Systems II: Express
Briefs, pp. 1–1, 2020.
12
Jiaqi Wang received her bachelor degree in Micro-
electronic Science and Engineering from Shenzhen
University, China, in 2017 and her M.Sc. degree in
Microelectronics Systems Design from University of
Southampton, UK, in 2018. And she is currently
pursuing her PhD studies in Zepler Institute, Uni-
versity of Southampton, working towards memristor-
based hardware design, analogue and mixed-signal
integrated circuit design for biosignal processing.
Alexander Serb received his degree in Biomedical
Engineering from Imperial College in 2009 and his
PhD in Electrical and Electronics Engineering from
Imperial College in 2013. Currently he is a research
fellow at the Zepler Institute (ZI) dept., University
of Southampton, UK. His research interests are:
cognitive computing, neuro-inspired engineering, al-
gorithms and applications using RRAM, RRAM
device modelling and instrumentation design.
Christos Papavassiliou received the B.Sc. degree in
physics from the Massachusetts Institute of Technol-
ogy, and the Ph.D. degree in applied physics from
Yale University.,He is currently with the Electrical
Engineering Department, Imperial College London.
He currently works on memristor applications, sen-
sor devices, and systems and antenna array technol-
ogy. He has contributed to over 70 publications on
weak localization, GaAs MMICs, and RFIC.
Sachin Maheshwari received his Bachelor’s de-
gree in Electrical and Electronic Engineering from
the ICFAI University, India and Master’s in Mi-
croelectronics from Birla Institute of Technology
and Science, Pilani, India. He then obtained his
PhD degree in Electronics Engineering from the
University of Westminster, London, U.K. Currently,
he is a Research Fellow at the Centre of Electronics
Frontiers, University of Southampton, Southampton,
U.K. His research interest is in Energy Recovery
Logic and Regenerative Neural Networks.
Themistoklis Prodromakis received his Bachelor
in Electrical and Electronic Engineering from the
Department in electrical and Electronic Engineering,
University of Lincoln, UK. He then obtained his
MSc degree in Microelectronics and Telecommu-
nications from the Department of Electrical Engi-
neering and Electronics, University of Liverpool,
UK while his PhD in Electrical and Electronic
Engineering was obtained from the Department of
Electrical and Electronic Engineering, Imperial Col-
lege London. He held a Corrigan Fellowship in
Nanoscale Technology and Science with the Centre for Bio-inspired Tech-
nology, Imperial College London, London, U.K., and a Lindemann Trust
Visiting Fellowship with EECS UC Berkeley, Berkeley, CA, USA. He is
a Professor of nanotechnology and EPSRC and Royal Society Industry
Fellow affiliated with the Southampton Nanofabrication Centre, University of
Southampton, Southampton, U.K. His background is in electron devices and
nanofabrication techniques. His current research interests include bio-inspired
devices for advanced computing architectures and biomedical applications.
Prof. Prodromakis is a Fellow of the IET and the Institute of Physics.
